

Session: 2019-2020

Course: CSE

Lesson plan

Name of the faculty : Er. Gaurav Kumar

Discipline : CSE/ECE

Semester : 6th Semester

Subject : Digital System Design

Lesson Plan Duration : 15 weeks (From 4th Jan, 2020 to 20th April 2020)

Work Load (Lecture/ Practical) per week (in hours): Lecture-02, Practical-01

Week	Theory		Practical	
	Lecture day	Topic(Including assignment/test)	Practical Day	Topic
1 st	1 st	Introduction to Computer aided design tools for digital systems	1 st	Design all gates using VHDL
	2 nd	Introduction to Computer aided design tools for digital systems		
2 nd	1 st	Hardware description languages	2 nd	Design all gates using VHDL
	2 nd	Introduction to VHDL		
3 rd	1 st	Data objects, classes and data types	3 rd	WAP in VHDL of Half Adder
	2 nd	Operators.		
4 th	1 st	Types of delays Entity and Architecture declaration.	4 th	WAP in VHDL of Full Adder
	2 nd	Introduction to behavioral, dataflow and structural models.		
5 th	1 st	Vhdl Statements: Assignment statements, sequential statements	5 th	WAP in VHDL of Full Adder
	2 nd	Process, conditional statements,		
6 th	1 st	Case statement Array and loops, resolution functions	6 th	WAP in VHDL of Multiplexer.
	2 nd	Packages and Libraries, concurrent statements.		
7 th	1 st	Subprograms: Application of Functions and Procedures, Structural Modeling	7 th	WAP in VHDL of DE Multiplexer
	2 nd	Component declaration, structural layout and generics		
8 th	1 st	Combinational Circuit Design	8 th	WAP in VHDL of Encoder.
	2 nd	VHDL Models and Simulation of Multiplexers.		
9 th	1 st	VHDL Models and Simulation of DE multiplexers	9 th	WAP in VHDL of Decoder.

Session: 2019-2020

Course: CSE

	2 nd	VHDL Models and Simulation of encoders		
10 th	1 st	VHDL Models and Simulation of decoders.	10 th	WAP in VHDL of Comparator.
	2 nd	Code converters		
11 th	1 st	Implementation of Boolean functions etc.	11 th	WAP in VHDL of Comparator.
	2 nd	Comparators, Sequential Circuits Design		
12 th	1 st	VHDL Models and Simulation of Sequential Circuits.	12 th	WAP in VHDL of Code converter.
	2 nd	VHDL Models and Simulation of Shift Registers, Counters		
13 th	1 st	Design Of Microcomputer: Basic components of a computer, ,	13 th	Internal Practical
	2 nd	specifications architecture of a simple microcomputer system		
14 th	1 st	Implementation of a simple microcomputer system using VHDL.	14 th	Internal Practical
	2 nd	Programmable logic devices: ROM, PLAs, PALs		
15 th	1 st	GAL, PEEL, CPLDs and FPGA .	15 th	External Practical.
	2 nd	Design implementation using CPLDs and FPGAs		

REFERENCE BOOKS:

1. IEEE Standard VHDL Language Reference Manual (1993).
2. Digital Design and Modelling with VHDL and Synthesis : KC Chang; IEEE Computer Society Press.
3. "A VHDL Primer" : Bhasker; Prentice Hall 1995.
4. "Digital System Design using VHDL" : Charles. H.Roth ; PWS (1998).
5. "VHDL-Analysis & Modelling of Digital Systems" : Navabi Z; McGraw Hill.
6. VHDL-IV Edition :Perry; TMH (2002)
7. "Introduction to Digital Systems" : Ercegovac. Lang & Moreno; John Wiley (1999).
8. Fundamentals of Digital Logic with VHDL Design : Brown and Vranesic; TMH (2000)
9. Modern Digital Electronics- III Edition: R.P Jain; TMH (2003).